

REMARKS

Claims 1-46 are pending in the Application. Claims 1, 16, and 31 are independent. Claims 2, 17, and 32 have been amended.

Claim Rejections – 35 USC § 112

The Patent Office rejected claims 2, 17, and 32 under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which Applicant regards as the invention. Claims 2, 17, and 32 have been amended removing the trademark RapidChip™.

Claim Rejections – 35 USC § 103

The Patent Office rejected claims 1-46 under 35 U.S.C. § 103(a) as being unpatentable over Lee (“Lee”, U.S. Patent No. 6,795,800), further in view of Henrichs et al. (“Henrichs”, U.S. Patent No. 5,247,468), further in view of the Microsoft Excel™ spreadsheet program, and further in view of “Using Applets in Teaching Mathematics” by Heath. Applicant respectfully traverses these rejections.

“To establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations.” (emphasis added) (MPEP § 2143). If an independent claim is nonobvious under 35 U.S.C. 103, then any claim depending therefrom is nonobvious. (emphasis added) *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988).

As to Claim 1, the Patent Office cited Lee and Henrichs as teaching “[a] method for comparing integrated circuit technologies, comprising: (a) receiving input variables for a plurality of integrated circuit technologies (Lee, col. 2, lines 15-19, Fig. 2); (b) processing said common input variables (Lee, col. 3, lines 55-59); and (c) displaying at least one output variable for each of said plurality of integrated circuit technologies in a graphical form so that said plurality of integrated circuit technologies are comparable

based on said at least one output variable (Henrichs, col. 2, "display the value of a selected user-defined output parameter"; Lee, col. 3, lines 55-59).

Lee does not teach receiving input variables for a plurality of integrated circuit technologies. In the cited sections of Lee, model parameter sets are extracted for simulating specific integrated circuits and the specific integrated circuits are simulated and compared. Lee is concerned with simulating specific integrated circuits. Lee does not mention integrated circuit technologies. Integrated circuit technologies are the various technologies used in building a specific integrated circuit. Examples of integrated circuit technologies include ASIC (application-specific integrated circuit), FPGA (field-programmable gate array), ASSP (application-specific standard product), and RapidChip™. Integrated circuit technologies are not specific integrated circuits. Lee compares the electrical characteristics of specific simulated circuits. The present invention compares the advantages and disadvantages (such as cost and risk) of utilizing various integrated circuit technologies for building integrated circuits. Lee does not teach receiving input variables for a plurality of integrated circuit technologies.

Lee and Henrich do not teach displaying at least one output variable for each of said plurality of integrated circuit technologies in a graphical form so that said plurality of integrated technologies are comparable based on at least one variable. As stated above, Lee concerns specific integrated circuits and not integrated circuit technologies. Lee does not mention integrated circuit technologies. In the cited sections of Henrichs, user-defined output parameters describing the behavior of sub circuits of a specific simulated circuit are calculated and displayed. Henrichs is concerned with displaying output variables concerning the behavior of specific integrated circuits. Henrichs does not mention integrated circuit technologies. As discussed above, integrated circuit technologies are not the same as specific integrated circuits. Lee and Henrich do not teach displaying at least one output variable for each of said plurality of integrated circuit technologies in a graphical form so that said plurality of integrated technologies are comparable based on at least one variable.

Thus, at least based on these reasons, independent claim 1 is nonobvious under 35 U.S.C. § 103. Claims 2-15 depend from Claim 1 and are therefore allowable due to their dependence upon Claim 1.


The Patent Office rejected Claims 16 and 31 on the same grounds as Claim 1. Therefore, because Claim 1 is allowable Claims 16 and 31 are allowable as well. Claims 17-30 depend from Claim 16 and are therefore allowable due to their dependence upon Claim 16. Claims 32-46 depend from Claim 31 and are therefore allowable due to their dependence upon Claim 31.

CONCLUSION

In light of the forgoing, reconsideration and allowance of the claims is earnestly solicited.

Respectfully submitted,
LSI Logic, Inc.,

Dated: September 18, 2006

By: 
David S. Atkinson
Reg. No. 56,655

SUITER · WEST · SWANTZ PC LLO
14301 FNB Parkway, Suite 220
Omaha, NE 68154
(402) 496-0300 telephone
(402) 496-0333 facsimile